Guide to Computer Processor Architecture: A RISC-V Approach, with High-Level Synthesis (Undergraduate Topics in Computer Science)


Buy Now, Pay Later
- – 6-month term
- – No impact on credit
- – Instant approval decision
- – Secure and straightforward checkout
Ready to go? Add this product to your cart and select a plan during checkout.
Payment plans are offered through our trusted finance partners Klarna, Affirm, Afterpay, Apple Pay, and PayTomorrow. No-credit-needed leasing options through Acima may also be available at checkout.
Learn more about financing & leasing here.
30-day refund/replacement
To qualify for a full refund, items must be returned in their original, unused condition. If an item is returned in a used, damaged, or materially different state, you may be granted a partial refund.
To initiate a return, please visit our Returns Center.
View our full returns policy here.
Recently Viewed
Description
This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore). Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors). The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open- source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development. Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators. Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002. Read more
Publisher : Springer; 1st ed. 2023 edition (January 26, 2023)
Language : English
Paperback : 464 pages
ISBN-10 : 3031180224
ISBN-13 : 24
Item Weight : 1.7 pounds
Dimensions : 5.83 x 0.63 x 8.98 inches
Best Sellers Rank: #2,486,752 in Books (See Top 100 in Books) #107 in Computer Hardware Design #194 in Microprocessor Design #503 in Computer Hardware Design & Architecture
#107 in Computer Hardware Design:
#194 in Microprocessor Design:
Frequently asked questions
To initiate a return, please visit our Returns Center.
View our full returns policy here.
- Klarna Financing
- Affirm Pay in 4
- Affirm Financing
- Afterpay Financing
- PayTomorrow Financing
- Financing through Apple Pay
Learn more about financing & leasing here.